AI Research Engineer

ABOUT CLIENT

Our client is a leading research company specializing in technology innovation

JOB DESCRIPTION

Focus on improving model usability for users
Conduct training runs and AI experiments
Analyze results and make necessary changes
Collaborate with the product engineering team to implement improvements
Implement and improve upon recent RL techniques like GRPO, DPO, RePO, etc.
Create and manage adaptable, expandable training codebases
Establish and maintain efficient data pipelines, including both synthetic and real data
Ensure training jobs are capable of scaling across multiple GPUs and nodes, such as FSDP, DDP, NCCL
Maintain code health over the long term by writing clean, testable, and reproducible code
Contribute to the enhancement of open source dependencies
(Optional) Publish papers and present research findings

JOB REQUIREMENT

Comprehensive skills in Python and coding using frameworks like PyTorch, or similar
Demonstrated proficiency in training deep learning and reinforcement learning models in practical scenarios
Experience in handling and analyzing large datasets and intricate workflows
Adept understanding of training dynamics, identifying issues and troubleshooting them
Proficiency in job launchers, logging tools (such as Weights & Biases, TensorBoard), and checkpointing systems
An approach of applying engineering precision to research through writing clear code, meticulous design, and reproducible results
Knowledge of TorchScript, ONNX, or custom inference runtimes
Contribution to open-source projects related to PyTorch or machine learning tools
Background in working with transformer models, diffusion models, VLMs, or extensive vision/NLP tasks
Familiarity with batch schedulers (SLURM), cluster environments, and GPU resource management
Ability to collaborate closely with systems engineers or MLOps teams for seamless integration

WHAT'S ON OFFER

Join an exceptional research team to work on significant and impactful projects
Take charge of and influence the primary training code infrastructure utilized by the team
Engage with actual models, real data, and substantial scale challenges, not small-scale problems
Contribute to bridging the gap between research speed and engineering excellence
Enjoy a flexible work setting with a culture that treasures depth, transparency, and inquisitiveness

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Machine Learning, Python, AI

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Onsite

Job ID:

J01951

Status:

Close

Related Job:

Senior DFT Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip DFT

We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this role, you will lead the definition and implementation of comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. You will collaborate closely with Front-end, Backend, and Product Engineering teams to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.#Key Responsibilities DFT Strategy & Architecture: Define DFT specifications and finalize comprehensive strategies (MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. Implementation & Verification: Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. Timing Closure: Define DFT-specific SDC (Synopsys Design Constraints) and collaborate closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. Pattern Generation & Silicon Debug: Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. Optimization: Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. Project Leadership: Serve as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).

Negotiation

View details

Senior Physical Design Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip Physical Design

We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams

Negotiation

View details

Senior Fullstack .NET Engineer

Ho Chi Minh - Viet Nam


Outsource

  • .NET
  • Frontend
  • Azure

Collaborate with cross-functional teams (Developers, Product Owners, QA) to design and deliver scalable full-stack solutions using various technologies. Develop high-quality, maintainable code for both backend services and client-side applications. Translate business and stakeholder requirements into efficient, reliable technical solutions. Contribute to system architecture, technical direction, and continuous improvement of engineering practices. Advocate for software quality through code reviews, testing, and adherence to best practices. Solve complex technical problems and proactively drive solutions to completion. Actively participate in Agile/Scrum processes and promote a collaborative, transparent team culture. Continuously learn, innovate, and contribute ideas to enhance product and team performance.

Negotiation

View details