ASIC Layout Designer

JOB DESCRIPTION

As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor.
You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry.
You will Work with digital backend engineer to generate DFE file for P&R and integrated digital layout into whole chip.
You will also work with CAD engineers to continuously improve our PDKs and design environment.

JOB REQUIREMENT

Required Skills and Experience
Bachelor/master's degree majored in microelectronics or relevant electrical engineering field (main course: analog circuits, digital circuits, semiconductor device and physics, semiconductor manufacturing).
Experience in analog/mix-signal integrated circuit layout for ADCs, DACs, PLLs, LDOs, Charge pump, bandgap design
In-depth knowledge of TSMC28nm ~ 152nm, SMIC110nm, TZ 180nm BCD SOI technologies and design rules
Solid knowledge of industry standard IC layout conventions and rules for reducing layout risk
Proficiency with Cadence Virtuoso platform as well as Cadence and Mentor Graphics verification and extraction tools Calibre, PVS, Assura, etc.
Understanding of CMOS process side effect and known how to minimize the risk in layout (e.g.lithographic mismatch, LOD effect, WPE effect, latch-up, ESD, antenna, density stress, etc...)
Be able to analysis EM and IR drop
Skilled in Linux operating system
Strong problem-solving skills
Fluent English in writing and speaking.
Preferred Skills and Experience
Work experience in an international company or abroad
Programming: shell, skill, python, tcl.
Experience in leading a full chip layout from floorplan to tape-out
Auto place and route experience for non-timing critical design is a plus

WHAT'S ON OFFER

Working in one of the Best Places to Work in Vietnam
Join a dynamic and fast growing global company (English-speaking environment)
13th-month salary bonus + attractive performance bonus (you'll love it!) + annual performance appraisal
100% monthly basic salary and mandatory social insurances in 2-month probation
Onsite opportunities: short-term and long-term assignments
15++ days of annual leave + 1 day of birthday leave
Premium health insurance for employee and 02 family members
Flexible working time
Lunch and parking allowance
Various training on hot-trend technologies/ foreign language (English/Chinese/Japanese) and soft-skills
Fitness & sport activities: football, badminton, yoga, Aerobic
Free in-house entertainment facilities and snack
Join in various team building, company trip, year-end party, tech talks and a lot of charity events

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsource

Technical Skills:

Hardware

Location:

Ha Noi - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J01380

Status:

Close

Related Job:

Product Design (Remote)

Ho Chi Minh - Viet Nam

Product

  • UI/UX

Transform complex financial logic and backend infrastructure into clear, intuitive user experiences. Design dashboards, workflows, and visual systems that support payment processing, orchestration, and automation. Build and maintain a scalable design system in Figma, ensuring alignment with React component architecture. Collaborate closely with engineers to define and refine UX states across real-world scenarios-success, failure, pending, and retry. Prototype and validate new features using real data and contextual user insights. Actively contribute to product strategy discussions, shaping user journeys before any visual design begins. Champion usability and domain accuracy as core benchmarks for design excellence.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Product

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Product

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details