ASIC Layout Designer
JOB DESCRIPTION
JOB REQUIREMENT
WHAT'S ON OFFER
CONTACT
Job Summary
Company Type:
Outsource
Technical Skills:
Hardware
Location:
Ha Noi - Viet Nam
Working Policy:
Salary:
Negotiation
Job ID:
J01380
Status:
Close
Related Job:
Featured Job
Silicon Validation (SoC Solution) Manager
Ho Chi Minh - Viet Nam
Product
- Hardware
- Firmware
- Management
IP Verification: Validate IPs embedded in automotive SoCs, including high-speed interfaces (PCIe, MPHY, USB), memory interfaces (LPDDR5x), and analog IPs (ADC, DAC, temperature sensors). SoC Characterization: Perform measurements of key SoC characteristics such as power consumption, voltage margins, and overall performance. Embedded Firmware Development: Develop ARM-based firmware for IP verification and implement software solutions for automated testing. Board Development: Design and build evaluation boards, system-level test (SLT) boards, current measurement boards, and demo boards to support SoC functionality testing and user software development.
Negotiation
View detailsSenior Technical Artist - VVX
Ho Chi Minh - Viet Nam
Product
- Artist
Create and enhance graphics technologies to translate the Art Director's visual direction into real-time environments. Quickly prototype art-centric features and improve production efficiency. Set up performance and optimization standards and offer technical assistance for ensuring stable output. Create tools, automate processes, and aid in enhancing artists' productivity through pipeline improvements. Produce shaders and visual effects using Unreal Engine and Unity's rendering systems. Work in collaboration with Art, Tech, and Production teams to resolve intricate visual-technical issues and maintain consistency across pipelines.
Negotiation
View detailsPhysical Design Engineer (STA Focus)
Ho Chi Minh, Ha Noi - Viet Nam
Outsource
- Chip Physical Design
Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.