ASIC Layout Designer

JOB DESCRIPTION

As an ASIC layout designer, you will be responsible for analog layout design from block level, up to top level IC integration and physical verification for advanced ASIC in MEMS sensor.
You will work with international design team to ensure the layout delivery on time and in quality, then execute whole tape-out flow together with wafer foundry.
You will Work with digital backend engineer to generate DFE file for P&R and integrated digital layout into whole chip.
You will also work with CAD engineers to continuously improve our PDKs and design environment.

JOB REQUIREMENT

Required Skills and Experience
Bachelor/master's degree majored in microelectronics or relevant electrical engineering field (main course: analog circuits, digital circuits, semiconductor device and physics, semiconductor manufacturing).
Experience in analog/mix-signal integrated circuit layout for ADCs, DACs, PLLs, LDOs, Charge pump, bandgap design
In-depth knowledge of TSMC28nm ~ 152nm, SMIC110nm, TZ 180nm BCD SOI technologies and design rules
Solid knowledge of industry standard IC layout conventions and rules for reducing layout risk
Proficiency with Cadence Virtuoso platform as well as Cadence and Mentor Graphics verification and extraction tools Calibre, PVS, Assura, etc.
Understanding of CMOS process side effect and known how to minimize the risk in layout (e.g.lithographic mismatch, LOD effect, WPE effect, latch-up, ESD, antenna, density stress, etc...)
Be able to analysis EM and IR drop
Skilled in Linux operating system
Strong problem-solving skills
Fluent English in writing and speaking.
Preferred Skills and Experience
Work experience in an international company or abroad
Programming: shell, skill, python, tcl.
Experience in leading a full chip layout from floorplan to tape-out
Auto place and route experience for non-timing critical design is a plus

WHAT'S ON OFFER

Working in one of the Best Places to Work in Vietnam
Join a dynamic and fast growing global company (English-speaking environment)
13th-month salary bonus + attractive performance bonus (you'll love it!) + annual performance appraisal
100% monthly basic salary and mandatory social insurances in 2-month probation
Onsite opportunities: short-term and long-term assignments
15++ days of annual leave + 1 day of birthday leave
Premium health insurance for employee and 02 family members
Flexible working time
Lunch and parking allowance
Various training on hot-trend technologies/ foreign language (English/Chinese/Japanese) and soft-skills
Fitness & sport activities: football, badminton, yoga, Aerobic
Free in-house entertainment facilities and snack
Join in various team building, company trip, year-end party, tech talks and a lot of charity events

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsource

Technical Skills:

Hardware

Location:

Ha Noi - Viet Nam

Working Policy:

Job ID:

J01380

Status:

Close

Related Job:

Senior DFT Engineer

Ho Chi Minh - Viet Nam

Product

  • Chip DFT

We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this role, you will lead the definition and implementation of comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. You will collaborate closely with Front-end, Backend, and Product Engineering teams to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.#Key Responsibilities DFT Strategy & Architecture: Define DFT specifications and finalize comprehensive strategies (MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. Implementation & Verification: Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. Timing Closure: Define DFT-specific SDC (Synopsys Design Constraints) and collaborate closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. Pattern Generation & Silicon Debug: Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. Optimization: Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. Project Leadership: Serve as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).

Negotiation

View details

Senior Physical Design Engineer

Ho Chi Minh - Viet Nam

Product

  • Chip Physical Design

We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams

Negotiation

View details

Non-Volatile Memory (NVM) Design Lead

Ho Chi Minh - Viet Nam

Product

  • Hardware

A skilled individual with experience in this position is required to lead in the creation of advanced NVM circuits and IP solutions. The chosen candidate will collaborate with various engineering teams and play a key role in enhancing the NVM engineering capabilities locally.

Negotiation

View details