DFT Engineer

JOB DESCRIPTION

To be responsible for managing technology in projects and providing technical guidance or solutions for work completion
To be responsible for providing technical guidance or solutions
To develop and guide the team members in enhancing their technical capabilities and increasing productivity
To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations.
To ensure process compliance in the assigned module and participate in technical discussions or review.

JOB REQUIREMENT

Minimum 4 years of experience as DFT Engineer
Handle MBIST insertion, Scan insertion, BSCAN insertion, APTG Verification.
Experience on Mentor Tessent tool flow for DFT
Good command of English is a plus

WHAT'S ON OFFER

18 paid leaves per year (including 12 annual leaves + 6 personal leaves).
Insurance plan based on full salary + 13th salary + Performance Bonus.
100% full salary in probation period.
Medical Benefit (Personal) and Family based on levels.
Working in a fast paced, flexible, and multinational working environment. Chance to travel onsite (in 49 countries).
Internal Training (Technical & Functional). Scope of English Training.
Working from Mondays to Fridays.

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsource

Technical Skills:

Location:

Ho Chi Minh, Ha Noi - Viet Nam

Working Policy:

Hybrid

Salary:

Negotiation

Job ID:

J02140

Status:

Active

Related Job:

Physical Design Engineer (HCM)

Ho Chi Minh, Ha Noi, Da Nang, Others, Hai Phong - Viet Nam

Outsource

We are seeking a Physical Design Engineer responsible for executing and owning the RTL-to-GDSII implementation flow for ASIC/SoC designs. The role includes floorplanning, place & route, timing closure, power integrity, and physical verification, ensuring high-quality, tape-out-ready silicon. Execute complete RTL / Gate-level Netlist to GDSII flow for blocks or full chip. Ownership of physical implementation of design partitions/blocks. Responsible for delivering timing clean blocks that meet sign-off targets including DRC, LVS & IR closure for tape-out readiness. Floor planning & Power Planning Timing Closure & STA CTS & Signal Integrity Physical Verification & Sign-off

Negotiation

View details

Design Verification Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

To be responsible for managing technology in projects and providing technical guidance or solutions for work completion To be responsible for providing technical guidance or solutions To develop and guide the team members in enhancing their technical capabilities and increasing productivity To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations To ensure process compliance in the assigned module and participate in technical discussions or review.

Negotiation

View details

Senior RTL Engineer (HCM)

Ho Chi Minh - Viet Nam

Outsource

We are looking for an RTL IP-Level Design Engineer responsible for designing, integrating, and ensuring the quality of RTL IPs through comprehensive static and functional quality checks. The role involves ownership of RTL from development through quality signoff prior to backend handoff. RTL Design & IP Development Develop synthesizable RTL (Verilog / SystemVerilog) for IP blocks and subsystems based on micro-architecture specifications. Implement clean, scalable, and reusable IP RTL following coding guidelines and industry best practices. Design and maintain wrappers, parameterized RTL, and configuration logic. IP Integration & SoC Readiness Integrate IPs into subsystem / SoC-level hierarchies. Ensure correct clock, reset, power, and interface connectivity. Support AMBA-based interfaces (AXI/APB/AHB) and peripheral protocols (SPI, I2C, UART). RTL Quality Checks & Signoff - Lint /CDC / RDC analysis

Negotiation

View details