Distributed Systems Engineer

JOB DESCRIPTION

We are looking for a qualified, creative, energetic and self-starting Distributed Systems Engineer with wide experience in developing scalable system.
Responsibility: Design and write code to make our in-house DevOps tools scalable system. 

JOB REQUIREMENT

Must Have:
Experience in Java / Spring coding
Proficiency in micro-service architecture
Experience in designing distributed system
Deep knowledge of OOP, design pattern;
Strong knowledge of databases (Database Design & Optimization);
Eager to learn new technology and to resolve project;
Have a passion for exploring new technology and have always been the pioneer into exploring new technology.
English skills required.
Prefer:
Good at Japanese is advantage;
Experience with development/operation of systems with large quantities of data and traffic.

WHAT'S ON OFFER

We offer you an opportunity to work in projects with world-class engineers to contribute to the development of a platform with a global user base of over 220 million active users monthly.
We give you a place to work with world leading technologies.
When join us, you will have a great career opportunity to follow your passion for technology.
Salary: Competitive and Attractive.
Bonus: Performance bonus 2 times per year (up to 3 month-salary/year) and 13th fixed month salary.
Training: join our language classes (English, Japanese) for free.
Healthcare with 100% sponsored by company for employee and family members.
Other: Travel allowance, Employee Referral Bonus,
Company activities: Annual company trip, Sport activities (Football, billiard, ping-pong, yoga, etc.) 

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Elastic Search, Java, Golang

Location:

Ha Noi - Viet Nam

Working Policy:

Salary:

$ 2,000 - $ 2,500

Job ID:

J00430

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details