IC Manager

ABOUT CLIENT

Our client is a leading global semiconductor company

JOB DESCRIPTION

Supporting the management team in IC roadmap and product definition specification.
Supervising a team of IC designers with the goal of bringing designs to production.
Acting as project manager to lead project execution.
Executing IC specification and RTL design.
Conducting design verification and creating testbenches and testcases.
Conducting design code reviews and maintaining design quality.
Overseeing top-level verification.
Developing design documentation.
Supporting IC design infrastructure such as IT, tools, and software.
Keeping up-to-date with industrial specifications, such as USB, I2C, IrDA, WLAN, Bluetooth, etc.

JOB REQUIREMENT

Degree/Master's in Electrical/Electronic Engineering
10-15 years of experience in digital IC design
5-10 years of experience in managing a design center
Experience from design to silicon implementation is advantageous
Familiarity with wired and wireless connectivity technology is preferred

WHAT'S ON OFFER

Comprehensive healthcare coverage
Occasional business trips to headquarters each year
Compliance with standard labor laws in Vietnam
Typical office working conditions
Flexibility in work schedule is required

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Offshore

Technical Skills:

Chip RTL Design, Chip Verification

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Onsite

Salary:

Negotiation

Job ID:

J01271

Status:

Close

Related Job:

Product Manager (Data & Models)

Ho Chi Minh - Viet Nam

Product

  • Product Management
  • AI

Designing data strategy and model integration for creating efficient data pipelines, evaluation frameworks, and annotation systems to maintain high-performance LLMs. Responsible for ensuring data quality standards and implementing bias mitigation and privacy-preserving techniques. Defining the product's core model roadmaps, taking into account technical feasibility, user needs, and ethical considerations. Collaboration with researchers to incorporate experimental breakthroughs into deployable features. Partnering with Engineering and Research teams to ensure model development aligns with product goals and advocating for transparency in model decision-making to build user trust. Analyzing usage patterns from open-source communities (Discord, Reddit, GitHub) to refine model behavior and address real-world edge cases, contributing to community-driven model evolution. Setting performance benchmarks, cost efficiency, and resource utilization standards for model scalability and reliability.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details

Physical Design Engineer (EMIR Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Utilize ASIC EMIR analysis tools such as RHSC and/or Voltus for EMIR analysis. Implement EMIR tools for the latest technology features and new process nodes. Establish reference flows for evaluating tools, EM tech files, and PDK collaterals. Create automated workflows using Python, Perl, TCL for improved efficiency and accuracy in EMIR analysis. Address and solve EMIR-related design challenges through debugging and troubleshooting. Document EMIR flows and provide training on ASIC flows and tech file usage for design engineers.

Negotiation

View details