Junior Embedded Linux Middleware Engineer

ABOUT CLIENT

Our client is a leading technology company that specializes in providing advanced solutions for various industries

JOB DESCRIPTION

Responsible for designing, developing, and testing middleware/framework for SoC platforms.
Conduct Integration Testing, Unit Testing, and Functional Testing.
Create technical documentation and develop sample applications for the product.
Work closely with various teams to ensure successful project delivery.
Identify, report, and resolve technical issues.

JOB REQUIREMENT

Completed a Bachelor's degree in Computer Engineering, Software Engineering, Computer Science, Electrical Engineering, or an equivalent field.
Proficient in C/C++ with knowledge of pointers, memory management, and modular design.
Capable of writing Python or Bash scripts to automate tasks or parse logs.
Familiar with multi-threading basics, including mutexes, race conditions, and synchronization.
Hands-on experience with at least one IPC mechanism such as RPMsg, D-Bus, or shared memory.
Experience in writing and executing integration, unit, or functional tests in an embedded context.
Comfortable using Linux CLI with Makefile or CMake build systems.
Strong communication skills and ability to articulate bugs or design decisions to colleagues.
Proactive approach, including asking questions early, identifying blockers, and taking ownership of assigned tasks.
Familiarity with QNX or FreeRTOS.
Knowledge of CI/CD tools (GitLab CI, Jenkins).
Awareness of MISRA C or static analysis practices.
Exposure to automotive domains like Camera, Display, Multimedia, or ADAS.
Experience with SoC board bring-up (IPL, U-Boot).

WHAT'S ON OFFER

Additional salary and performance bonuses available.
Bonus for passing probation.
Healthcare insurance benefits and family medical benefits based on experience level.
Access to e-learning platform Udemy for continuous learning opportunities.
Flexible working hours with only 8 hours required in the office.
17 days of annual leave, including paid leave and sick leave.
Professional and personal development training programs offered.
Company trip and annual Year-End-Party.
Complimentary coffee and snacks.
Holiday celebrations and parties for team members and their families.

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsource

Technical Skills:

Embedded, C/C++

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Onsite

Job ID:

J02216

Status:

Active

Related Job:

Senior DFT Engineer

Ho Chi Minh - Viet Nam

Product

  • Chip DFT

We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this position, you will take the lead in defining and implementing comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. Collaboration with Front-end, Backend, and Product Engineering teams will be essential to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.**Key Responsibilities** **DFT Strategy & Architecture:** Define DFT specifications and finalize comprehensive strategies (including MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. **Implementation & Verification:** Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. **Timing Closure:** Define DFT-specific SDC (Synopsys Design Constraints) and work closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. **Pattern Generation & Silicon Debug:** Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. **Optimization:** Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. **Project Leadership:** Act as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).

Negotiation

View details

Senior Physical Design Engineer

Ho Chi Minh - Viet Nam

Product

  • Chip Physical Design

We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams

Negotiation

View details

Senior Fullstack .NET Engineer

Ho Chi Minh

Outsource

  • .NET
  • Frontend
  • Azure

Collaborate with cross-functional teams (Developers, Product Owners, QA) to design and deliver scalable full-stack solutions using various technologies. Develop high-quality, maintainable code for both backend services and client-side applications. Translate business and stakeholder requirements into efficient, reliable technical solutions. Contribute to system architecture, technical direction, and continuous improvement of engineering practices. Advocate for software quality through code reviews, testing, and adherence to best practices. Solve complex technical problems and proactively drive solutions to completion. Actively participate in Agile/Scrum processes and promote a collaborative, transparent team culture. Continuously learn, innovate, and contribute ideas to enhance product and team performance.

Negotiation

View details