Junior Java Engineer

JOB DESCRIPTION

A developer is responsible for several Java-related duties throughout the software development lifecycle, from concept and design to testing. The developer is required to create user information solutions through the development, implementation, and maintenance of Java-based components and interfaces.
Contribute in all phases of the development lifecycle
Write well-designed, testable, efficient code
Ensure designs are in compliance with specifications
Prepare and produce releases of software components
Support continuous improvement by investigating alternatives and technologies and presenting these for architectural review

JOB REQUIREMENT

Technical skills:
Design, implement, and maintain Java-based applications that can be high-volume and low-latency.
Analyze user requirements to define business objectives able to write Unit Tests using MS Test.
Propose changes to the current Java infrastructure.
Hands-on experience in designing and developing applications using Java EE platforms
Manage Java and Java EE application development.
Transforming requirements into stipulations
Prepare and produce releases of software components.
Strong understanding of the web development cycle and programming techniques and tools.
Focus on efficiency, user experience, and process improvement. 
Experience in developing web applications using at least one popular web framework.
Required Experience and Education:
Bachelor’s degree in computer science, Engineering, or a related subject.
Ability to work independently or with a group
Good time management skills.
Strong problem-solving and verbal and written communication skills.
Proven hands-on Software Development experience
Proven working experience in Java development.
Structured and methodical approach to problem-solving

WHAT'S ON OFFER

Performance Management – Assess based on Company’s Performance Management Plan annually.
14 days of Annual Leave in a calendar year.
Great allowances (parking, birthday, happy hours, promotion...)
Outing/team-building activities (company trip, sports club…)
Monthly Gross Salary will be 100% for insurance and income tax purposes.
Probation Period: Two (2) Months with 100% monthly gross salary.
Other benefits as per stated in Vietnamese Labor Law
Training opportunity: both technical and soft skills to develop your career path

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Java

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Job ID:

J01268

Status:

Close

Related Job:

Senior DFT Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip DFT

We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this role, you will lead the definition and implementation of comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. You will collaborate closely with Front-end, Backend, and Product Engineering teams to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.#Key Responsibilities DFT Strategy & Architecture: Define DFT specifications and finalize comprehensive strategies (MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. Implementation & Verification: Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. Timing Closure: Define DFT-specific SDC (Synopsys Design Constraints) and collaborate closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. Pattern Generation & Silicon Debug: Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. Optimization: Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. Project Leadership: Serve as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).

Negotiation

View details

Senior Physical Design Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip Physical Design

We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams

Negotiation

View details

Senior Fullstack .NET Engineer

Ho Chi Minh - Viet Nam


Outsource

  • .NET
  • Frontend
  • Azure

Collaborate with cross-functional teams (Developers, Product Owners, QA) to design and deliver scalable full-stack solutions using various technologies. Develop high-quality, maintainable code for both backend services and client-side applications. Translate business and stakeholder requirements into efficient, reliable technical solutions. Contribute to system architecture, technical direction, and continuous improvement of engineering practices. Advocate for software quality through code reviews, testing, and adherence to best practices. Solve complex technical problems and proactively drive solutions to completion. Actively participate in Agile/Scrum processes and promote a collaborative, transparent team culture. Continuously learn, innovate, and contribute ideas to enhance product and team performance.

Negotiation

View details