(Middle - Senior) DevOps Engineer

JOB DESCRIPTION

DevOps Partner main responsibility is to enable the whole team to experience the full DevOps cycle (not just deploy something and operate for the team).
Giving the engineers responsibility and accountability to plan, code, test, deploy, and operate their product fast and reliable is our ultimate goal.
We’re a startup, that means nothing pretty here, you will be required to adapt in many situations and be familiar with a lot of open source components.
Our team split into multiple squads, each squad responsible for some components of the platform but we share the same responsibilities and help each other to fulfil bellow objectives:
Guide the whole team toward DevOps culture
As a Senior Member of the team, you are expected to keep yourself up to date with the best practices in the field, transfer it to our team members via internal training and maybe some public events.
The topics can be about:
Observability
Reliability
Testability
Scalability
Securability
Then apply to our daily operations, our platform architecture, give the team the direction to improve their development cycle.
Improve our team performance
We have a mixed architecture with a big monolith component together with many micro-service and micro-frontend. We have thousands of lines of bash script to spin up local minikube clusters for our developers (both backend or client side developers) to code and test their product on local, then use the same bash script to deploy to staging, uat, production on GKE using Github Action.
A lot of rooms for improvement here, such as:
Replace our bash script with Google Skaffold to bring better experience during local development, deployment
Optimise the build time for: Golang, Node backend services, React web apps (micro front-end), Flutter mobile apps
Analysing Pull Request lifecycle
Automatic Quarantine Flaky Test
Canary Deployment with Argo Rollout
And so much more…
We have A LOT OF E2E test cases. To organise the test, you need to understand the business domain, run them in a specific context and narrow down the scope to pinpoint exactly what's wrong.
Oh, did I mention that we have terrible memory leaks during unit-test, so we need to split the unit test into dozens of parallel runs as a work around?
Improve our platform performance
Because of our startup architecture :) We have several GKE clusters with a few hundred pods on each cluster, half of them are open source components, each of them require different deployment and scaling strategies, we need your help on this, the number of components is increasing dramatically. Along the way you will run out of mem because of our Java based components, so be ready for that.
Of Course we have Prometheus, Grafana, Alert Managers, you of course need to operate them, make them reliable and scale. You will need to implement and improve the current tool set to automatically add a telemetry instrument to our internal service or write a custom exporter for the open sources that still don’t have one.
Btw, do you know any stress test framework that can run with gRPC? We want to compare how good our custom ad-hoc stress test tool is with that.

JOB REQUIREMENT

Experienced in day to day development tasks - at least 2 years working as back-end or front-end or mobile engineer before.
Experienced with team performance monitoring framework (Four Keys)
Experienced with Infrastructure as code (Terraform or Pulumi) and of course, excellent in bash
Experienced with cloud computing and container ecosystem (require production level of experience).

WHAT'S ON OFFER

We are trying to bring the best experience to our members, through culture, environment and flexible working style.
Probation: 2 months (100% full-time salary).
Health Insurance package from BaoViet
Role rotation opportunity.
14 days Paid Leave Annually.
Young, dynamic, and cooperative working environment.  

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Learning Hub, EdTech start-up

Technical Skills:

Devops

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Salary:

$ 1,200 - $ 3,000

Job ID:

J01052

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam


Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam


Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam


Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details