Middle DevOps Engineer (SRE, Kubernetes)

ABOUT CLIENT

Our client is focusing on providing end-to-end solutions

JOB DESCRIPTION

We are looking for a capable DevOps/SRE/Platform Engineer to join our team and contribute to the development of robust systems. This role offers the opportunity to have a significant impact on our product and address stimulating technical challenges in a supportive and collaborative setting.
Manage infrastructure and applications on the cloud
Address performance and security issues with guidance
Streamline routine tasks and contribute to documentation
Work alongside development teams for deployments and troubleshooting
Participate in on-call rotations and incident response efforts

JOB REQUIREMENT

Must have 3+ years of experience in DevOps, SRE, or Platform Engineering roles
Must have a strong understanding of Kubernetes fundamentals and experience deploying and managing applications on Kubernetes. CKA certification is preferred.
Must have experience with Infrastructure as Code (IaC) using tools like Terraform or similar, and practical experience writing and managing infrastructure configurations
Proficiency in coding with Python or Go (preferred) for basic automation tasks is required
Experience with CI/CD pipelines and related tooling (e.g., Jenkins, GitLab CI) is necessary. Understanding of CI/CD principles and practical experience building and maintaining pipelines is a must
Familiarity with monitoring and logging systems (e.g., Prometheus, Grafana, ELK stack) is expected
Strong English reading and writing skills are required, with an interest in working in an international environment with clients from various regions.

WHAT'S ON OFFER

Generous compensation package including a 13th-month bonus and performance incentives
Overtime pay
Monday to Friday work schedule, with 12 annual leave days and 11 public holidays
Chance to improve English skills by engaging with international clients and products
Regular salary reviews based on performance
Monthly team-building exercises
Opportunities for company trips
Full employee insurance as mandated by law
Yearly health check-ups
Access to personal development courses, covering technical and non-technical programs
Hands-on experience with advanced technologies
Complimentary snacks, coffee, tea, and cakes provided

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsourcing

Technical Skills:

Devops

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Onsite

Salary:

Negotiation

Job ID:

J01549

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details