Middle/Senior Manual QA (QA QC, Agile)

ABOUT CLIENT

Our client is focusing on providing end-to-end solutions

JOB DESCRIPTION

Work with the team to comprehend requirements and establish acceptance criteria
Develop and implement manual and automated test cases for different platforms and devices
Record and monitor defects throughout their lifecycle
Arrange and customize testing environments and devices as required
Play a role in enhancing the quality assurance process by providing ongoing feedback and suggestions

JOB REQUIREMENT

Strong emphasis on detail and systematic testing
Demonstrated ability in developing and implementing test plans and cases
Thorough grasp of QA methodologies, standards, and best practices
Previous experience in device testing, API testing, Linux, or macOS is advantageous
Positive and proactive attitude with a dedicated focus on quality
Proficiency in at least one automation testing framework (Selenium, Cypress) is desired
Understanding of both the business and technical aspects of past projects

WHAT'S ON OFFER

Competitive salary package with 13th-month salary and performance bonus.
Project bonus ranging from 0.5 to 3 months of salary.
Regular performance reviews every six months.
Monday to Friday work schedule with 12 annual leave days and 11 public holidays.
Salary adjustments based on performance and can be requested by employees.
Team-building activities and company trips.
Employee insurance provided as per legal requirements.
Exposure to international customers and products for improving English language skills.
Access to personal development courses, both technical and non-technical.
Hands-on experience with advanced technologies.
Free snacks, coffee, tea, and cakes.

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsourcing

Technical Skills:

Manual Test

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J01290

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details