MLOps Engineer

ABOUT CLIENT

Our client is a leading research company specializing in technology innovation

JOB DESCRIPTION

Develop and maintain training and inference pipelines using PyTorch, which includes DDP support, mixed precision, checkpointing, experiment versioning, and reproducible evaluation workflows.
Take ownership of and advance inference serving infrastructure using vLLM and SGLang, with a focus on debugging issues in inference stacks like tool call parsers and reasoning parsers, and optimizing for throughput and latency.
Create and sustain robust tooling in Python and C++ to aid the complete training lifecycle, from data ingestion to model release.
Optimize compute workloads for bare-metal environments, encompassing CPU/GPU utilization, memory bandwidth, and I/O throughput.
Address low-level networking issues, distributed training errors, and hardware bottlenecks across NCCL, MPI, and high-speed interconnects like InfiniBand and RoCE.
Set up and manage ML environments, covering containers, package management, GPU drivers, and runtime configurations.
Establish CI/CD patterns for AI workloads, encompassing training, evaluation, quantization, and model release workflows.
Integrate monitoring, alerting, anomaly detection, and incident response for both training jobs and inference services.
Contribute to shared platform capabilities across reliability, observability, and cost management.
Develop and maintain scalable runtime infrastructure for model-backed services and APIs, including support for LLM-backed APIs, MCP servers, and agentic systems.

JOB REQUIREMENT

Proficiency in PyTorch internals, including DDP, FSDP, mixed precision training, TorchScript, and torch.compile.
Strong programming skills in Python and C++, with the ability to understand and modify unfamiliar codebases.
Solid understanding of computer science basics including data structures, concurrency, operating systems, and memory management.
Practical experience with vLLM and SGLang for production inference serving, serving quantized models such as FP8, INT8, and NVFP4.
Experience with RLHF and PPO training pipelines, including frameworks like veRL and TRL, and integration of reward models.
Solid understanding of distributed training setups, networking, and interconnects including NCCL, MPI, InfiniBand, and RoCE.
Experience in debugging and optimizing bare-metal Linux servers, including kernel parameters, NUMA topology, and GPU driver configuration.
Familiarity with job schedulers such as Airflow and experience in operating production-grade distributed infrastructure.
Strong understanding of containerized and cloud-native environments using Docker and Kubernetes.
Familiarity with ML compiler stacks such as LLVM, MLIR, TensorRT, or XLA.
Knowledge of model quantization techniques and deployment optimization, including GPTQ, AWQ, and bitsandbytes.
Contributions to open source ML projects, including PyTorch, vLLM, SGLang, or related inference and training tooling.
Experience with infrastructure-as-code tools such as Ansible, Terraform, or Nix for reproducible cluster setup.
Experience with custom or on-premise deployments, local clusters, or edge inference.
Familiarity with observability stacks like Prometheus, Grafana, or OpenTelemetry applied to training and inference workloads.
Experience building infrastructure for agentic systems including secure tool access, orchestration, and isolation boundaries.
Passion for clean, well-documented code and detail-oriented engineering.

WHAT'S ON OFFER

Work remotely in an environment that promotes open-source collaboration
Enjoy 14 days of leave and unlimited sick days
Access to GPUs, AI credits, opportunities for fast career progression, and other perks.

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Machine Learning, Devops

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Onsite, Remote

Job ID:

J01855

Status:

Close

Related Job:

Senior DFT Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip DFT

We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this role, you will lead the definition and implementation of comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. You will collaborate closely with Front-end, Backend, and Product Engineering teams to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.#Key Responsibilities DFT Strategy & Architecture: Define DFT specifications and finalize comprehensive strategies (MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. Implementation & Verification: Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. Timing Closure: Define DFT-specific SDC (Synopsys Design Constraints) and collaborate closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. Pattern Generation & Silicon Debug: Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. Optimization: Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. Project Leadership: Serve as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).

Negotiation

View details

Senior Physical Design Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip Physical Design

We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams

Negotiation

View details

Senior Fullstack .NET Engineer

Ho Chi Minh - Viet Nam


Outsource

  • .NET
  • Frontend
  • Azure

Collaborate with cross-functional teams (Developers, Product Owners, QA) to design and deliver scalable full-stack solutions using various technologies. Develop high-quality, maintainable code for both backend services and client-side applications. Translate business and stakeholder requirements into efficient, reliable technical solutions. Contribute to system architecture, technical direction, and continuous improvement of engineering practices. Advocate for software quality through code reviews, testing, and adherence to best practices. Solve complex technical problems and proactively drive solutions to completion. Actively participate in Agile/Scrum processes and promote a collaborative, transparent team culture. Continuously learn, innovate, and contribute ideas to enhance product and team performance.

Negotiation

View details