Non-Volatile Memory (NVM) Design Lead
ABOUT CLIENT
JOB DESCRIPTION
JOB REQUIREMENT
WHAT'S ON OFFER
CONTACT
Job Summary
Company Type:
Product
Technical Skills:
Hardware
Location:
Ho Chi Minh - Viet Nam
Working Policy:
Onsite
Job ID:
J02314
Status:
Active
Related Job:
Senior DFT Engineer
Ho Chi Minh - Viet Nam
Product
- Chip DFT
We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this position, you will take the lead in defining and implementing comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. Collaboration with Front-end, Backend, and Product Engineering teams will be essential to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.**Key Responsibilities** **DFT Strategy & Architecture:** Define DFT specifications and finalize comprehensive strategies (including MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. **Implementation & Verification:** Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. **Timing Closure:** Define DFT-specific SDC (Synopsys Design Constraints) and work closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. **Pattern Generation & Silicon Debug:** Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. **Optimization:** Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. **Project Leadership:** Act as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).
Negotiation
View detailsSenior Physical Design Engineer
Ho Chi Minh - Viet Nam
Product
- Chip Physical Design
We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams
Negotiation
View detailsAI Engineer Lead
Ho Chi Minh - Viet Nam
Outsource
- AI
- Python
Spearhead the development and deployment of various applications, pipelines, and workflows tailored for financial services applications. Take charge of critical technical determinations related to model choices, design of retrieval systems, workflow structuring, integration strategies, cost considerations, and latency issues. Develop methodologies for evaluation and regression testing, utilizing data analysis and failure diagnostics to enhance the effectiveness of solutions. Ensure that deployed solutions adhere to production standards encompassing reliability, security, observability, data security, and audit trails. Transform business, risk, and compliance prerequisites into actionable technical solutions in collaboration with clients and internal partners. Provide guidance to engineers, fostering the adoption of standardized AI engineering practices, frameworks, and development methodologies.