Physical Design Manager

ABOUT CLIENT

Our client is a leading global technology company that provides a wide range of IT services and solutions. With a strong focus on innovation and digital transformation, our client helps businesses adapt to the ever-changing technological landscape. Their expertise in areas like cloud computing, cybersecurity, and AI makes them a valuable partner for organizations.

JOB DESCRIPTION

Manage technology in projects and provide technical guidance and solutions.
Provide technical guidance and solutions.
Develop and guide team members in enhancing their technical capabilities and increasing productivity.
Ensure process compliance in the assigned module and participate in technical discussions and reviews.
Prepare and submit status reports to minimize exposure and risks on the project or closure of escalations.

JOB REQUIREMENT

6 to 8 years of experience in executing physical design projects.
Ability to lead a small/medium size team for project execution preferred.
Proficient in RTL to GDSII design flow.
Strong understanding of Floor planning, Power Planning, Placement & Optimization, CTS, Routing, Design Convergence, and Sign-off with expertise in at least one domain.
Familiarity with OCV, MM/MC optimization, and multi power designs.
Experience in static timing analysis fixes, including automated ECO generation.
Proficiency in CTS and skew fixing.
Library preparation in Synopsys, Cadence, or similar environments.
Knowledge of Physical verifications tasks at lower nodes (data base merging/DRC/LVS/ ERC/PERC/Antenna/ESD/LUP analysis/fixing) at block level/chip level
Complete ownership from netlist/RTL to GDS for blocks at Block level OR full chip level.
Exposure to IP Hardening for blocks like SERDES, USB PHY, MIPI, SATA will be an advantage.
Working knowledge of scripting language like Perl, TCL is a plus
Self-driven and confident in reporting status and sharing technical results with customers.
Ability to present to senior management, work in a geographically dispersed team, and understand cross-cultural nuances.
Should be capable of defining project milestones, identifying risks, and developing mitigation plans.

WHAT'S ON OFFER

Employees are entitled to 18 paid leaves annually, comprised of 12 annual leaves and 6 personal leaves.
Insurance coverage is based on full salary and includes a 13th salary and Performance Bonus.
During the probation period, employees receive 100% of their full salary.
Medical benefits are available for both personal and family needs, with coverage determined based on different levels.
The work environment is fast-paced, flexible, and diverse, with opportunities for international travel to over 60 countries.
Internal training programs are provided for both technical and functional skills development.

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Outsource

Technical Skills:

Chip Physical Design

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid

Salary:

Negotiation

Job ID:

J01675

Status:

Close

Related Job:

Product Manager (Data & Models)

Ho Chi Minh - Viet Nam

Product

  • Product Management
  • AI

Designing data strategy and model integration for creating efficient data pipelines, evaluation frameworks, and annotation systems to maintain high-performance LLMs. Responsible for ensuring data quality standards and implementing bias mitigation and privacy-preserving techniques. Defining the product's core model roadmaps, taking into account technical feasibility, user needs, and ethical considerations. Collaboration with researchers to incorporate experimental breakthroughs into deployable features. Partnering with Engineering and Research teams to ensure model development aligns with product goals and advocating for transparency in model decision-making to build user trust. Analyzing usage patterns from open-source communities (Discord, Reddit, GitHub) to refine model behavior and address real-world edge cases, contributing to community-driven model evolution. Setting performance benchmarks, cost efficiency, and resource utilization standards for model scalability and reliability.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details

Physical Design Engineer (EMIR Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Utilize ASIC EMIR analysis tools such as RHSC and/or Voltus for EMIR analysis. Implement EMIR tools for the latest technology features and new process nodes. Establish reference flows for evaluating tools, EM tech files, and PDK collaterals. Create automated workflows using Python, Perl, TCL for improved efficiency and accuracy in EMIR analysis. Address and solve EMIR-related design challenges through debugging and troubleshooting. Document EMIR flows and provide training on ASIC flows and tech file usage for design engineers.

Negotiation

View details