Pre-Sales Engineer/Field CTO

JOB DESCRIPTION

Collaborate with and support our Japan-based APAC Sales Leader to communicate with our customers.
Brainstorm solution architecture and write technical proposals to help close sales.
Manage the pre-sales process and coordinate with other teams as necessary.
Conduct onsite visits to customers for pre-sales activities as needed.
Interpret technical and business discussions from Japanese to English and/or Vietnamese on a project-by-project basis.
Understand customer pain points and provide suitable solutions.

JOB REQUIREMENT

Bachelor's degree in Computer Science or related fields.
3-10 years of experience in a similar role, preferably in the physical/industrial space.
Proficiency in Python.
Background in Data Science/Machine Learning/AI is preferred.
Fluent in Japanese at a technical level, and proficiency in one or both of English and Vietnamese.
Experience in customer-facing roles and an ability to understand and articulate customer needs.
Project management skills.
Ability to create technical proposals and other documents.
Strong communication skills: confident, friendly, assertive yet gracious, with good listening skills and the ability to identify customer pain points.
Negotiation skills.

WHAT'S ON OFFER

Benefits
Strong management/leadership growth potential.
Competitive compensation package including stocks, salaries, and bonuses.
Opportunities for travel to Viet Nam and/or Silicon Valley
Friendly, mutually respectful company culture with high standards for quality and completeness.
Travel
Travel mostly within Japan, with some occasional travel to Southeast Asia.

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product, AI Application Platform

Technical Skills:

Presale, Python, Machine Learning, Data Science

Location:

Others -

Working Policy:

Salary:

Negotiation

Job ID:

J01265

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details