Principal Java/Kotlin Engineer
ABOUT CLIENT
JOB DESCRIPTION
JOB REQUIREMENT
WHAT'S ON OFFER
CONTACT
Job Summary
Company Type:
Product, Fintech
Technical Skills:
Java, Kotlin, Backend
Location:
Ho Chi Minh - Viet Nam
Working Policy:
Salary:
Negotiation
Job ID:
J01462
Status:
Active
Related Job:
Senior Staff Engineer
Ho Chi Minh - Viet Nam
Product
- NestJS
- Angular
- Typescript
Redesign and refactor core modules across the Angular 20 + NestJS codebase. Identify and implement architectural improvements - modularization, domain separation, shared service boundaries. Collaborate with the CTO to evolve product architecture while maintaining release cadence. Ensure system performance, data consistency, and maintainability through better design. Review critical code paths, guide others in modern Angular and TypeScript practices. Introduce patterns that improve testability, deployment safety, and developer efficiency. Participate in product design discussions to align engineering effort with real user needs.
Negotiation
View detailsSenior Design Verification Engineer
Ho Chi Minh - Viet Nam
Semiconductor
- Chip Verification
IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.
Negotiation
View detailsSenior RTL Design Engineer
Ho Chi Minh - Viet Nam
Semiconductor
- Chip RTL Design
- RTL
Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality