R&D Manager
JOB DESCRIPTION
JOB REQUIREMENT
WHAT'S ON OFFER
CONTACT
Job Summary
Company Type:
Technical Skills:
Embedded, Electrical, Mechanical, Firmware, C/C++, Hardware
Location:
Ho Chi Minh - Viet Nam
Working Policy:
Salary:
Negotiation
Job ID:
J01563
Status:
Close
Related Job:
Customer Success Manager, SaaS
Ho Chi Minh - Viet Nam
Product
- Account Management
Guide new F&B customers through onboarding, ensuring rapid adoption of service-time, fraud detection, and staff scheduling modules Interview end users across departments - service staff, baristas, cashiers, store managers, and auditors - to gather adoption feedback and identify bottlenecks Become the bridge between customers and product: surface F&B-specific needs to engineering and influence the roadmap with real operator pain points Build onboarding playbooks and QBR frameworks tailored to QSR and F&B chain contexts Lead weekly/monthly business reviews with Operations Managers and COOs - turning platform data into actionable insights on throughput, compliance, and cost Proactively monitor customer health metrics and usage data to anticipate challenges and prevent churn Identify upsell and cross-sell opportunities as customers expand locations or adopt additional use cases
Negotiation
View detailsDFT Engineer
Ho Chi Minh, Ha Noi - Viet Nam
Outsource
- Chip DFT
- DFT
To be responsible for managing technology in projects and providing technical guidance or solutions for work completion To be responsible for providing technical guidance or solutions To develop and guide the team members in enhancing their technical capabilities and increasing productivity To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations. To ensure process compliance in the assigned module and participate in technical discussions or review.
Negotiation
View detailsPhysical Design Engineer (HCM)
Ho Chi Minh, Ha Noi, Da Nang, Others, Hai Phong - Viet Nam
Outsource
- Chip Physical Design
We are seeking a Physical Design Engineer responsible for executing and owning the RTL-to-GDSII implementation flow for ASIC/SoC designs. The role includes floorplanning, place & route, timing closure, power integrity, and physical verification, ensuring high-quality, tape-out-ready silicon. Execute complete RTL / Gate-level Netlist to GDSII flow for blocks or full chip. Ownership of physical implementation of design partitions/blocks. Responsible for delivering timing clean blocks that meet sign-off targets including DRC, LVS & IR closure for tape-out readiness. Floor planning & Power Planning Timing Closure & STA CTS & Signal Integrity Physical Verification & Sign-off