Azure DevOps Engineer

JOB DESCRIPTION

Job Summary
We are seeking an experienced Azure DevOps Engineer with expertise in AKS and Terraform to join our team. The ideal candidate will have a strong background in DevOps principles and practices, as well as hands-on experience with deploying and managing Kubernetes clusters using AKS and infrastructure-ascode tools like Terraform
Key Responsibilities
Design, implement, and manage the CI/CD pipelines for deploying applications to AKS clusters.
Work closely with development teams to ensure applications are designed with scalability, resilience, and high availability in mind.
Develop and manage infrastructure-as-code solutions using Terraform for AKS clusters, Azure services, and related resources.
Implement monitoring and logging solutions for AKS clusters using tools like Prometheus, Grafana, and ELK stack.
Develop automation scripts and tools to streamline deployment, testing, and infrastructure management tasks.
Work with infrastructure teams to ensure AKS clusters are properly sized, configured, and secured.
Troubleshoot issues with AKS clusters, applications, and CI/CD pipelines, and implement solutions to mitigate these issues. 

JOB REQUIREMENT

Bachelor's or master's degree in Computer Science, Information Technology or related field
3+ years of experience as a DevOps Engineer, with a focus on Azure, Kubernetes, and Terraform
Strong knowledge of Azure DevOps, including CI/CD pipelines, Azure Resource Manager (ARM) templates, and PowerShell scripting
Hands-on experience with AKS, Kubernetes, and related tools like Helm, Kubectl, and Istio
Strong understanding of infrastructure-as-code concepts and experience with Terraform or other IaC tools.
Experience with containerization technologies like Docker and container orchestration tools like Kubernetes.
Strong understanding of networking, security, and cloud-native architectures.
Excellent communication skills and ability to work collaboratively with cross-functional teams. 

WHAT'S ON OFFER

Competitive salary
13th salary and performance bonus
15 days Annual Leave and 5 days Sick Leave
Healthcare Insurance for employee
Laptop Provided
Career path, training courses
Other benefits of Company will be share details in the offer stage

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Fund Management

Technical Skills:

Devops, Azure

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J01217

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details