Senior Deep Learning Algorithms Engineer

ABOUT CLIENT

Our client is a leading technology company specializing in graphics processing units (GPUs) and artificial intelligence (AI).

JOB DESCRIPTION

Analyze and optimize deep learning training and inference workloads on advanced hardware and software platforms.
Work with researchers and engineers to enhance workload performance.
Develop high-quality software for deep learning platforms.
Create automated tools for workload analysis and optimization.

JOB REQUIREMENT

Requires 5+ years of experience.
Requires MSc or PhD in CS, EE or CSEE or equivalent experience.
Should have a strong background in deep learning and neural networks, both training & inference.
Should possess a deep understanding of computer architecture, and familiarity with the fundamentals of GPU architecture.
Proven experience in analyzing, modeling and tuning application performance.
Proficiency in programming skills in C++ and Python.
Experience with modern LLM inference frameworks (TRT-LLM, vLLM, Ollama, etc.) is preferred.
Strong fundamentals in algorithms are beneficial.
Experience with production deployment of Deep Learning models is advantageous.
Proven experience with processor and system-level performance modelling is a plus.
GPU programming experience (CUDA or OpenCL) is a strong plus but not required.

WHAT'S ON OFFER

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Machine Learning, Algorithm

Location:

Ho Chi Minh, Ha Noi - Viet Nam

Working Policy:

Onsite

Salary:

Negotiation

Job ID:

J02001

Status:

Active

Related Job:

Software Engineer

Ho Chi Minh - Viet Nam

Product

Create and develop the API Platform with a focus on reliability, performance, and providing a top-tier developer experience Deploy and enhance AI/ML models in scalable, production environments in collaboration with research and applied ML teams Manage and advance a contemporary, cloud-native infrastructure stack utilizing Kubernetes, Docker, and infrastructure-as-code (IaC) tools Ensure platform dependability by designing and implementing telemetry, monitoring, alerting, autoscaling, failover, and disaster recovery mechanisms Contribute to developer and operations workflows, encompassing CI/CD pipelines, release management, and on-call rotations Work collaboratively across teams to implement secure APIs with fine-grained access control, usage metering, and billing integration Continuously enhance platform performance, cost-efficiency, and observability to accommodate scaling and serve users globally.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details

Physical Design Engineer (EMIR Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Utilize ASIC EMIR analysis tools such as RHSC and/or Voltus for EMIR analysis. Implement EMIR tools for the latest technology features and new process nodes. Establish reference flows for evaluating tools, EM tech files, and PDK collaterals. Create automated workflows using Python, Perl, TCL for improved efficiency and accuracy in EMIR analysis. Address and solve EMIR-related design challenges through debugging and troubleshooting. Document EMIR flows and provide training on ASIC flows and tech file usage for design engineers.

Negotiation

View details