Senior Design Verification

ABOUT CLIENT

Our client is focusing on autonomous driving chips for automotive domain

JOB DESCRIPTION

We are looking for a highly motivated individual to join our team as a Design Verification Engineer. As a member of the team, you will be responsible for verifying complex digital circuit designs using industry-standard methods. Collaboration with cross-functional teams will be a key part of this role to ensure high-quality designs. This opportunity is perfect for individuals with a passion for developing new technology and making significant industry impact.
Key responsibilities include:
Verifying IP/SOC designs
Reviewing IP/SOC specifications and architecture
Defining verification plans and extracting features
Executing verification plans through various methods
Conducting RTL and gate-level simulation
Implementing and improving design verification methodology and flow

JOB REQUIREMENT

Career Qualifications
A minimum of 5 years of experience in SOC/IP design verification
Strong understanding of computer architecture and Verilog
Familiarity with SOC design flow and methodology
Ability to identify design features and develop verification plans
Proficient in failure analysis and decision-making
Experience in project schedule management
 
Preferred Character
Ability to motivate team members with strong coaching skills
Strong 1:1 communication skills with team members and a knack for understanding personal interests and concerns to foster relationships
Effective at promoting collaboration within and across teams to identify and address issues
Strong decision-making ability and a respectful approach to team members' opinions
Excellent communication skills to collaborate with HW/SW development teams in HQ

WHAT'S ON OFFER

We offer a competitive and appealing salary package
13th salary and performance bonuses are included
The working schedule is Monday to Friday
Private insurance coverage is provided
Meal allowance is available
We provide a monthly team building allowance
Free snacks are offered
Onsite work with flexible hours

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Verilog, Hardware

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid

Salary:

Negotiation

Job ID:

J01603

Status:

Close

Related Job:

Senior Deep Learning Algorithms Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Product

  • Machine Learning
  • Algorithm

Analyze and optimize deep learning training and inference workloads on advanced hardware and software platforms. Work with researchers and engineers to enhance workload performance. Develop high-quality software for deep learning platforms. Create automated tools for workload analysis and optimization.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details

Physical Design Engineer (EMIR Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Utilize ASIC EMIR analysis tools such as RHSC and/or Voltus for EMIR analysis. Implement EMIR tools for the latest technology features and new process nodes. Establish reference flows for evaluating tools, EM tech files, and PDK collaterals. Create automated workflows using Python, Perl, TCL for improved efficiency and accuracy in EMIR analysis. Address and solve EMIR-related design challenges through debugging and troubleshooting. Document EMIR flows and provide training on ASIC flows and tech file usage for design engineers.

Negotiation

View details