Senior Design Verification Engineer

ABOUT CLIENT

Our client is focusing on autonomous driving chips for automotive domain

JOB DESCRIPTION

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance.
Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements.
Verification Planning: Develop comprehensive verification plans based on design features and project goals.
Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation.
Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure.
Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

JOB REQUIREMENT

Completed Bachelor's/Master's/Ph.D. degree in Electrical Engineering, Computer Engineering, or a relevant field.
At least 2 years of related work experience (SOC/IP design verification).
Thorough comprehension of computer architecture and Verilog.
Familiarity with SOC design flow and methodology.
Ability to identify design features and develop a verification plan.
Skilled in failure analysis and making informed decisions.
Proficient in project schedule management.

WHAT'S ON OFFER

We offer a competitive and appealing salary package
13th salary and performance bonuses are included
The working schedule is Monday to Friday
Private insurance coverage is provided
Meal allowance is available
We provide a monthly team building allowance
Free snacks are offered
Onsite work with flexible hours

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Chip Verification

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid

Salary:

Negotiation

Job ID:

J01954

Status:

Close

Related Job:

Senior Deep Learning Algorithms Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Product

  • Machine Learning
  • Algorithm

Analyze and optimize deep learning training and inference workloads on advanced hardware and software platforms. Work with researchers and engineers to enhance workload performance. Develop high-quality software for deep learning platforms. Create automated tools for workload analysis and optimization.

Negotiation

View details

Software Engineer

Ho Chi Minh - Viet Nam

Product

Create and develop the API Platform with a focus on reliability, performance, and providing a top-tier developer experience Deploy and enhance AI/ML models in scalable, production environments in collaboration with research and applied ML teams Manage and advance a contemporary, cloud-native infrastructure stack utilizing Kubernetes, Docker, and infrastructure-as-code (IaC) tools Ensure platform dependability by designing and implementing telemetry, monitoring, alerting, autoscaling, failover, and disaster recovery mechanisms Contribute to developer and operations workflows, encompassing CI/CD pipelines, release management, and on-call rotations Work collaboratively across teams to implement secure APIs with fine-grained access control, usage metering, and billing integration Continuously enhance platform performance, cost-efficiency, and observability to accommodate scaling and serve users globally.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details