Senior Platform Engineer (Core Platforms)
ABOUT CLIENT
JOB DESCRIPTION
JOB REQUIREMENT
WHAT'S ON OFFER
CONTACT
Job Summary
Company Type:
product, Investment Management
Technical Skills:
Devops, Backend
Location:
Ho Chi Minh, Ha Noi - Viet Nam
Working Policy:
Onsite
Salary:
Negotiation
Job ID:
J00574
Status:
Active
Related Job:
Senior Staff Engineer
Ho Chi Minh - Viet Nam
Product
- NestJS
- Angular
- Typescript
Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.
Negotiation
View detailsSenior Design Verification Engineer
Ho Chi Minh - Viet Nam
Semiconductor
- Chip Verification
IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.
Negotiation
View detailsSenior RTL Design Engineer
Ho Chi Minh - Viet Nam
Semiconductor
- Chip RTL Design
- RTL
Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality