Senior DevOps Engineer

JOB DESCRIPTION

Our Client is a product company that builds a Federated Messaging Orchestration Platform. FMOP is an innovative concept that elevates consumer messaging to enterprise-grade. We are proud to have achieved some of the most prestigious awards in the regulatory and fintech industries!
And to take it further, we need to find our best teammates. We're looking for DevOps engineers who:
Help us build seamless and high-performance applications and systems
Build state-of-the-art products with a highly collaborative effort and a continuous improvement mindset
Execute and automate operational processes fast, accurately and securely
Be a strong team player with a commitment to perfection is desired
Responsibilities:
After joining our team, your main responsibility is to deploy, automate, maintain and manage the production system to ensure high levels of availability, performance and scalability. This involves:
Develop an automation pipeline to support the CI/CD process.
Deploy and monitor the infrastructure of our services on various cloud platforms.
Lead initiatives for upgrading the systems to improve security, availability, reliability and performance.
Work closely with the development team by rapidly deploying instances, monitoring operating efficiencies, and responding as needs arise.
Suggesting architecture improvements, recommending process improvements.
Evaluate new technology options and vendor products.
Ensuring critical system security through the use of best in class cloud security solution.

JOB REQUIREMENT

At least 3+ years of experience as a DevOps Engineer, together with the below:
Must-have:
Experience with DBA or data management (ideally in Cloud environment)
Experience with Kubernetes
Hand-on experience in administration of AWS, GCP or Azure infrastructure, optimizing instance types, autoscaling group and multi-region networking.
Good-to-have:
Familiarity with CircleCI or other CI platform
Experience with Istio
Experience optimizing Docker images
Experience work with a distributed platform/ microservices
Experience with Helm
Experience with Terraform
Experience with Prometheus
As a team player:
Highly collaborative with fast actions and response
Commitment to perfection and continuous improvement
Agile methodologies
Fluent English

WHAT'S ON OFFER

13th Salary, paid pro-rata, every month to allow more flexible financial plans
Full salary on probation period
Fully social, insurance & unemployment insurances according to Vietnam Labor Law.
Lunch and parking allowances
Quarter Team building Party
Premium Healthcare Insurance
14 Annual Leaves
Annual Performance Review
Attractive and career path
Class-A, globally new office in November
ESOP

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Products

Technical Skills:

Devops

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Salary:

$ 3,000 - $ 5,000

Job ID:

J00830

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Redesign and refactor core modules across the Angular 20 + NestJS codebase. Identify and implement architectural improvements - modularization, domain separation, shared service boundaries. Collaborate with the CTO to evolve product architecture while maintaining release cadence. Ensure system performance, data consistency, and maintainability through better design. Review critical code paths, guide others in modern Angular and TypeScript practices. Introduce patterns that improve testability, deployment safety, and developer efficiency. Participate in product design discussions to align engineering effort with real user needs.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details