Senior Engineer, Solution Architect (WearOS)

JOB DESCRIPTION

Collaborate with engineers from Google, hardware vendors and partners to build a unique experience for Fossil’s smartwatches.

Document and provide guidance to project team on architecture design of WearOS platform.

Identify and mitigate risks associated with software architecture.

Create detailed technical solution designs to meet product and business requirements.

Design & optimize engineering processes for WearOS development, testing, monitoring and maintenance.

 Lead the development of internal tools to boost team productivity & product quality.

JOB REQUIREMENT

Must Have

B.S. or B.A. degree in Computer Science, Software Engineering or related fields.

5+ years of active experience in programming with at least 2 years working with Linux or Linuxembedded system.

Experience in Linux subsystem including: bootloader, file systems, file system layout, kernel modules, Linux standard system calls, etc.

Experience developing software for WearOS platform.

Experience in Agile software development process.

Experience working with international teams.

Detail-oriented and highly organized.

Being fluent in English and good at writing technical documents.

Ability to work effectively in a professional manner with technology staff, business stakeholders, management staff and others outside the organization.

Nice To Have

Familiar with Gerrit, Jenkins, Buganizer, Jira.

Experience developing Linux driver/module a9nd integrate into an existing Linux-based system.

Experience in building and customizing AOSP (Android Open Source Project).

Knowledge of Android system services layer and Android application programming in general.

Experience in Android HAL (Hardware Abstraction Layer), HAL Interface Definition Language (HIDL), Android Interface Definition Language (AIDL).

Knowledge in hardware manufacturing.

WHAT'S ON OFFER

Meaningful work and passionate colleagues

Subsidies for: cell phone, fitness, health insurance

Plenty of food, all the time

Jerk-free, ego-free environment

A commitment to make your time with us the most transformational time in your career to date

Personal and professional development opportunities (workshops, English classes, training programs, etc.) that will keep you busy with learning and immersing yourself in meaning work

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666

We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product, smartwatch

Technical Skills:

System, Embedded, C/C++

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Salary:

$ 1,500 - $ 3,000

Job ID:

J00244

Status:

Related Job:

Senior Deep Learning Algorithms Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Product

Machine Learning
Algorithm

Analyze and optimize deep learning training and inference workloads on advanced hardware and software platforms. Work with researchers and engineers to enhance workload performance. Develop high-quality software for deep learning platforms. Create automated tools for workload analysis and optimization.

Negotiation

View details

Software Engineer

Ho Chi Minh - Viet Nam

Product

Create and develop the API Platform with a focus on reliability, performance, and providing a top-tier developer experience Deploy and enhance AI/ML models in scalable, production environments in collaboration with research and applied ML teams Manage and advance a contemporary, cloud-native infrastructure stack utilizing Kubernetes, Docker, and infrastructure-as-code (IaC) tools Ensure platform dependability by designing and implementing telemetry, monitoring, alerting, autoscaling, failover, and disaster recovery mechanisms Contribute to developer and operations workflows, encompassing CI/CD pipelines, release management, and on-call rotations Work collaboratively across teams to implement secure APIs with fine-grained access control, usage metering, and billing integration Continuously enhance platform performance, cost-efficiency, and observability to accommodate scaling and serve users globally.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details