Senior Machine Learning Engineer

JOB DESCRIPTION

Analyze EEG/EMG/EOG brain signals to predict user states such as focus, stress, emotion, sleep stages, and other relevant information
Develop and maintain recommendation systems and health assistants using advanced machine-learning techniques
Develop machine learning models to analyze large amounts of data from different sources and build predictive models that provide insights into user's states and behaviors
Research brain and auditory stimulations for sleep enhancement, cognitive function improvement, psychology treatment, and other unlocking brain potentials
Collaborate with cross-functional teams to develop and implement algorithms and models to solve complex problems
Work closely with other team members, including neuroscientists, software engineers, and product managers, to deliver high-quality products and services

JOB REQUIREMENT

Bachelor's, Master's degree or higher in Computer Science, Electrical Engineering, or a related field
At least 3 years of experience in building machine-learning models and applying machine-learning techniques in the industry
Strong programming skills in Python (and/or C/C++) and experience with deep learning frameworks such as TensorFlow, PyTorch, or Keras
Optional 1: Strong knowledge of signal processing techniques and/or experience working with EEG brain signals
Optional 2: Experience with natural language processing (c), chatbot, and/or recommendation systems,...
Good communication and collaboration skills
Strong analytical and problem-solving skills

WHAT'S ON OFFER

Full salary during the probation period
Opportunity to learn and develop, a chance to companion with a potential company
A clear policy of performance review, awards, and promotion
Free lunch at the office, free motorbike parking
Paid leave: 12 days off annually
Activities: Teambuilding, happy lunch, happy hour, and many interesting cultural activities
Health care: Annual health check
Insurance: Social insurance, health insurance
Working hour: Mon-Fri 8.00 AM – 6.00 PM

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Electrical Engineering and Systems Science

Technical Skills:

Machine Learning

Location:

Ha Noi - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J01349

Status:

Close

Related Job:

Senior Deep Learning Algorithms Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Product

  • Machine Learning
  • Algorithm

Analyze and optimize deep learning training and inference workloads on advanced hardware and software platforms. Work with researchers and engineers to enhance workload performance. Develop high-quality software for deep learning platforms. Create automated tools for workload analysis and optimization.

Negotiation

View details

Software Engineer

Ho Chi Minh - Viet Nam

Product

Create and develop the API Platform with a focus on reliability, performance, and providing a top-tier developer experience Deploy and enhance AI/ML models in scalable, production environments in collaboration with research and applied ML teams Manage and advance a contemporary, cloud-native infrastructure stack utilizing Kubernetes, Docker, and infrastructure-as-code (IaC) tools Ensure platform dependability by designing and implementing telemetry, monitoring, alerting, autoscaling, failover, and disaster recovery mechanisms Contribute to developer and operations workflows, encompassing CI/CD pipelines, release management, and on-call rotations Work collaboratively across teams to implement secure APIs with fine-grained access control, usage metering, and billing integration Continuously enhance platform performance, cost-efficiency, and observability to accommodate scaling and serve users globally.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details