Senior RTL Design Engineer

ABOUT CLIENT

Our client is focusing on autonomous driving chips for automotive domain

JOB DESCRIPTION

Design of IP / SOC block and full chip integration
Architecting and designing coherent backbone & local bus
Architecting and designing clock/power/reset
Designing legacy interface IP subsystems such as UART, SPI, and I2C
Conducting sanity checks including simulation, lint, CDC, DFT
Providing support for physical implementation with SDC script

JOB REQUIREMENT

5+ years of experience in RTL design and SOC architecting
Understanding SOC design flow and methodology
Experience on high-performance low power SOC design and implementation
Good understanding of SOC specifications, architecture
Functional safety design experience for automotive SOCs
Experience in physical design as well as logical design for big SOC

WHAT'S ON OFFER

We offer a competitive and appealing salary package
13th salary and performance bonuses are included
The working schedule is Monday to Friday
Private insurance coverage is provided
Meal allowance is available
We provide a monthly team building allowance
Free snacks are offered
Onsite work with flexible hours

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

RTL, Hardware

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid

Salary:

Negotiation

Job ID:

J01602

Status:

Close

Related Job:

Microsoft D365 F&O Senior Developer

Ho Chi Minh - Viet Nam

Outsource, Product

  • Dynamics 365 FO

As a Senior developer D365 Finance & Operations, you design, implement and maintain ERP solutions built with Microsoft Dynamics 365 Finance & Operations. You work closely with your local colleagues and collaborate with the Swiss team of functional and technical consultants who are in relationship with customers.#Your responsibilities Develop, customize, and extend D365 F&O solutions using X++, SQL DB, .NET, and other relevant technologies, following our development guidelines and in line with the current best practices. Customize and configure D365 F&O to meet specific business needs. This includes creating new modules, entities, forms, and reports, as well as modifying existing ones. Diagnose and resolve technical issues, working closely with functional consultants and if required with customers to ensure timely resolution of problems. Design and troubleshoot SQL DB data structures of D365 F&O. Source code and application lifecycle management with Azure DevOps and LCS tools: source code repositories, builds, pipelines and automation. Design and implement data integrations between D365 F&O and other enterprise systems, ensuring seamless data flow and consistency across the organization. Collaborate with functional consultants and business analysts to clarify business requirements or clarify technical specifications. Deploy the implemented solution. Perform system upgrades and apply patches as necessary.

Negotiation

View details

DFT Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

  • Chip DFT
  • DFT

To be responsible for managing technology in projects and providing technical guidance or solutions for work completion To be responsible for providing technical guidance or solutions To develop and guide the team members in enhancing their technical capabilities and increasing productivity To prepare and submit status reports for minimizing exposure and risks on the project or closure of escalations. To ensure process compliance in the assigned module and participate in technical discussions or review.

Negotiation

View details

Physical Design Engineer (HCM)

Ho Chi Minh, Ha Noi, Da Nang, Others, Hai Phong - Viet Nam

Outsource

  • Chip Physical Design

We are seeking a Physical Design Engineer responsible for executing and owning the RTL-to-GDSII implementation flow for ASIC/SoC designs. The role includes floorplanning, place & route, timing closure, power integrity, and physical verification, ensuring high-quality, tape-out-ready silicon. Execute complete RTL / Gate-level Netlist to GDSII flow for blocks or full chip. Ownership of physical implementation of design partitions/blocks. Responsible for delivering timing clean blocks that meet sign-off targets including DRC, LVS & IR closure for tape-out readiness. Floor planning & Power Planning Timing Closure & STA CTS & Signal Integrity Physical Verification & Sign-off

Negotiation

View details