Senior RTL Design Engineer

ABOUT CLIENT

Our client is focusing on autonomous driving chips for automotive domain

JOB DESCRIPTION

Design of IP / SOC block and full chip integration
Architecting and designing coherent backbone & local bus
Architecting and designing clock/power/reset
Designing legacy interface IP subsystems such as UART, SPI, and I2C
Conducting sanity checks including simulation, lint, CDC, DFT
Providing support for physical implementation with SDC script

JOB REQUIREMENT

5+ years of experience in RTL design and SOC architecting
Understanding SOC design flow and methodology
Experience on high-performance low power SOC design and implementation
Good understanding of SOC specifications, architecture
Functional safety design experience for automotive SOCs
Experience in physical design as well as logical design for big SOC

WHAT'S ON OFFER

We offer a competitive and appealing salary package
13th salary and performance bonuses are included
The working schedule is Monday to Friday
Private insurance coverage is provided
Meal allowance is available
We provide a monthly team building allowance
Free snacks are offered
Onsite work with flexible hours

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Semiconductor

Technical Skills:

RTL, Hardware

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid

Salary:

Negotiation

Job ID:

J01602

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details