Senior RTL Design Engineer

ABOUT CLIENT

Our client is focusing on autonomous driving chips for automotive domain

JOB DESCRIPTION

Designing IP/SOC blocks and integrating them into the full chip
Creating architecture and design for clock, power, and reset systems
Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet
Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI
Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT
Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

JOB REQUIREMENT

Over 3 years of experience in related work, including RTL design and SOC architecting, with a focus on sub-system integration, IP development, and familiarity with Synopsys Design Constraints (SDC).
Proficient in SOC design flow and methodology, specifically in the area of high-performance, low-power SOC design and implementation.
Strong grasp of SOC specifications, architecture, and the ability to implement high-performance energy-efficient SOCs.
Experience in functional safety design for automotive SOCs.
Understanding of software and hardware co-design principles.
Expertise in CPU, coherent/noncoherent cache systems, SOC bus, DRAM controller, accelerators (NPU, GPU, DSP), and multimedia and display IP (ISP, video codec, HDMI/DP).
Familiarity with physical and logical design for large SOCs.

WHAT'S ON OFFER

We offer a competitive and appealing salary package
13th salary and performance bonuses are included
The working schedule is Monday to Friday
Private insurance coverage is provided
Meal allowance is available
We provide a monthly team building allowance
Free snacks are offered
Onsite work with flexible hours

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Chip RTL Design, RTL

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid, Onsite

Job ID:

J01953

Status:

Close

Related Job:

Senior DFT Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip DFT

We are looking for a highly motivated Senior DFT Engineer to join our advanced ASIC design team. In this role, you will lead the definition and implementation of comprehensive Design-for-Test (DFT) strategies for complex SoCs and IPs. You will collaborate closely with Front-end, Backend, and Product Engineering teams to ensure high test coverage, optimal yield, and cost-effective manufacturing solutions.#Key Responsibilities DFT Strategy & Architecture: Define DFT specifications and finalize comprehensive strategies (MBIST, SCAN, BSCAN, IP-Test, In-system test, and Low-Power DFT) to meet rigorous testing targets and quality goals. Implementation & Verification: Lead the implementation and verification of DFT circuits, ensuring robustness across various design scenarios. Timing Closure: Define DFT-specific SDC (Synopsys Design Constraints) and collaborate closely with Backend Engineers to validate timing constraints and achieve timing closure in test modes. Pattern Generation & Silicon Debug: Generate tester patterns using industry-standard tools; perform silicon bring-up, debug analysis, and failure diagnosis to resolve yield issues. Optimization: Analyze test coverage metrics and drive initiatives to improve coverage while reducing test costs, pin counts, and test time. Project Leadership: Serve as a Project Leader or Block Coordinator to manage project schedules, mitigate risks, and ensure on-time tape-out (T/O).

Negotiation

View details

Senior Physical Design Engineer

Ho Chi Minh - Viet Nam


Product

  • Chip Physical Design

We are looking for a skilled and experienced Physical Design Engineer to join our team and contribute to the development of next-generation ASICs. The role involves overseeing the physical implementation of complex designs, ensuring compliance with performance, power, and area targets while following stringent design rules and verification processes. # Responsibilities: Execute ASIC physical implementation utilizing automated place and route tools Conduct floor planning, power plan synthesis, clock tree synthesis, timing closure, routing, and post-route optimization Oversee physical verification signoff including DRC, LVS, ERC, antenna, and ESD Facilitate communication and coordination across different internal support teams

Negotiation

View details

Senior Fullstack .NET Engineer

Ho Chi Minh - Viet Nam


Outsource

  • .NET
  • Frontend
  • Azure

Collaborate with cross-functional teams (Developers, Product Owners, QA) to design and deliver scalable full-stack solutions using various technologies. Develop high-quality, maintainable code for both backend services and client-side applications. Translate business and stakeholder requirements into efficient, reliable technical solutions. Contribute to system architecture, technical direction, and continuous improvement of engineering practices. Advocate for software quality through code reviews, testing, and adherence to best practices. Solve complex technical problems and proactively drive solutions to completion. Actively participate in Agile/Scrum processes and promote a collaborative, transparent team culture. Continuously learn, innovate, and contribute ideas to enhance product and team performance.

Negotiation

View details