Senior RTL Design Engineer

ABOUT CLIENT

Our client is focusing on autonomous driving chips for automotive domain

JOB DESCRIPTION

Designing IP/SOC blocks and integrating them into the full chip

Creating architecture and design for clock, power, and reset systems

Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet

Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI

Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT

Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

JOB REQUIREMENT

Over 3 years of experience in related work, including RTL design and SOC architecting, with a focus on sub-system integration, IP development, and familiarity with Synopsys Design Constraints (SDC).

Proficient in SOC design flow and methodology, specifically in the area of high-performance, low-power SOC design and implementation.

Strong grasp of SOC specifications, architecture, and the ability to implement high-performance energy-efficient SOCs.

Experience in functional safety design for automotive SOCs.

Understanding of software and hardware co-design principles.

Expertise in CPU, coherent/noncoherent cache systems, SOC bus, DRAM controller, accelerators (NPU, GPU, DSP), and multimedia and display IP (ISP, video codec, HDMI/DP).

Familiarity with physical and logical design for large SOCs.

WHAT'S ON OFFER

We offer a competitive and appealing salary package

13th salary and performance bonuses are included

The working schedule is Monday to Friday

Private insurance coverage is provided

Meal allowance is available

We provide a monthly team building allowance

Free snacks are offered

Onsite work with flexible hours

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666

We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Product

Technical Skills:

Chip RTL Design, RTL

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Hybrid, Onsite

Salary:

Negotiation

Job ID:

J01953

Status:

Related Job:

Senior Deep Learning Algorithms Engineer

Ho Chi Minh, Ha Noi - Viet Nam

Product

Machine Learning
Algorithm

Analyze and optimize deep learning training and inference workloads on advanced hardware and software platforms. Work with researchers and engineers to enhance workload performance. Develop high-quality software for deep learning platforms. Create automated tools for workload analysis and optimization.

Negotiation

View details

Software Engineer

Ho Chi Minh - Viet Nam

Product

Create and develop the API Platform with a focus on reliability, performance, and providing a top-tier developer experience Deploy and enhance AI/ML models in scalable, production environments in collaboration with research and applied ML teams Manage and advance a contemporary, cloud-native infrastructure stack utilizing Kubernetes, Docker, and infrastructure-as-code (IaC) tools Ensure platform dependability by designing and implementing telemetry, monitoring, alerting, autoscaling, failover, and disaster recovery mechanisms Contribute to developer and operations workflows, encompassing CI/CD pipelines, release management, and on-call rotations Work collaboratively across teams to implement secure APIs with fine-grained access control, usage metering, and billing integration Continuously enhance platform performance, cost-efficiency, and observability to accommodate scaling and serve users globally.

Negotiation

View details

Physical Design Engineer (STA Focus)

Ho Chi Minh, Ha Noi - Viet Nam

Outsource

Chip Physical Design

Conducting Static Timing Analysis (STA), validation, and debugging under various PVT conditions using Tempus. Implementing DMMMC flow for STA and logical/physical aware ECO flows with a focus on timing and leakage optimization. Overseeing STA setup, convergence, reviews, and final approval for multi-mode (func/scan/atspeed) and multi-voltage domain designs. Evaluating unconstrained endpoints and examining timing reports. Working closely with design, synthesis, and PnR teams to ensure efficient timing closure.

Negotiation

View details