Site Reliability Engineer

JOB DESCRIPTION

Maintain systems and troubleshoot system issues.
Identifying bottleneck in various Java applications and implement performance improvements.
Identify and analyze user requirements.
Prioritize, assign, and execute tasks throughout the software development life cycle.
Develop, configure, and deploy tools for cloud-based systems and services.
Containerize new and legacy applications.
Maintain awareness of new and emerging technologies.
Support development and operations teams.
Enhance, modify or debug developer code as needed.

JOB REQUIREMENT

Must-have
Understanding of an object-orientated language, preferably the latest version of Java (with experience in Hibernate, Multi-thread, Spring Boot)
Experience in configuration, in Jenkins for CI/CD pipeline creation, automation scripts and Kubernetes implementation with Google.
Proficiency in supporting a 24×7 critical operation.
Experience in a cloud computing platform and associated automation patterns it provides, preferably GCP.
Proficient in production systems design including High Availability, Disaster Recovery, Performance, Efficiency, and Security user, application performance, system, log, time-series, and dashboarding.
Familiarity with Open-Source concepts and tools like Prometheus, Grafana, ELK etc. 
Proficient in a modern infrastructure automation toolkit such as Terraform/Helm
Proficient in a Linux or Unix based environment.
Experience in destructive testing methodologies and tools such as chaos monkey
Experience in defensive coding practices and patterns for high availability
Nice-to-have
Experience in a cloud computing platform and associated automation patterns it provides, preferably GCP
Proficient in a modern scripting language like GO or Python
Knowledge of APM fundamentals or experience in tools like New Relic or AppDynamics.

WHAT'S ON OFFER

Open to deal base salary with additional project allowances.
Full salary during probation & Full coverage of social insurance.
Performance & salary review: twice a year
Monthly childcare support.
Premium Healthcare insurance and Health check-up services for employee and family ones.
15 Annual Leaves plus 10 days for Bereavement leave and 1.5 months for Paternity leave.
Premium package at top Gym service provider.
Diverse internal activities: Football, Billiards, Badminton, E-sport clubs & other regular company events.
Frequent opportunities to travel to US headquarter from 3-6 months.
Free parking for motorbike and car

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Information Technology & Services

Technical Skills:

Devops, Java

Location:

Ho Chi Minh, Da Nang - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J01196

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details