Test Engineer Lead

JOB DESCRIPTION

PURPOSE
Contribute to the test strategy and its implementation for a digital banking project. 
Automate the functional and non-functional testing of APIs and mobile apps.  
Provide quick and accurate feedback to the development team and ensure requirement traceability. 
RESPONSIBILITIES
Design and implement testing strategy for the programme in Agile fashion. 
Implement Test and Mock data for use during sprint and all stages of testing. 
Manage a team of test engineers 
OUTPUTS
Test tools, pipelines, reports, alert 

JOB REQUIREMENT

5+ years’ experience in test automation space 
Experience in gherkins, selenium and appium or other test tool  
Good knowledge of Gatling or similar. 
Experience in Java development, scala is a plus 
Experience with Jenkins pipeline 
Experience in implementing Behaviour-Driven-Development (BDD) and Acceptance-Test-Driven-Development (ATDD) for mobile development 
Experience in Agile  
Good communication skills 
Any other testing automation tools experience 
Knowledge of retail banking is a plus 
Be nice, respectful, able to work in a team

WHAT'S ON OFFER

Why join with us
We build a professional & fun working environment.
We focus on your growth, yes the long-term growth.
We develop the future-ready digital bank platform.
Benefits
Competitive salary and bonus.
Opportunities for your professional growth in fintech, especially in digital banking 
Social insurance (max), premium medical insurance
Parking allowance, snacks, and coffee.
Monthly team-building and social activities. 

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Information Technology & Services

Technical Skills:

Automation Test

Location:

Ho Chi Minh - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J00686

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details