Validation Engineer (UEFI)

JOB DESCRIPTION

We are looking for highly motivated validation engineers with a background in firmware development, integration, and validation in embedded systems and test automation. Owns coordination, Integration, validation (including validation environment), and debugging of system software specifically in UEFI/BIOS, BMC, and SoC firmware domains within a server architecture.

JOB REQUIREMENT

Qualification:
BE/B-Tech in Electronics Electrical Engineering or Computer Science with 3 to 7+ years of experience.
Experience developing C/C++, Python, Power Shell, or any other scripting language test content.
Familiar with developing Test Automation Frameworks (Robot framework).
Has the ability to create Firmware test cases to validate features in the firmware.
Write automation test script for FW validation.
Run the automation, and prepare test reports.
Triage and debug the failure in the test reports.
Configure network devices, install hardware and set up a test environment.
Set up the environment to reproduce issues and collect information for the FW developer.
Additional Skills:
Experience in ARM Linux (and Windows) devices

WHAT'S ON OFFER

Attractive package including base salary + 13th month salary + Performance Bonus.
Insurance based on full base salary and Medical Benefits (Bao Viet Insurance Package) for Employees and Family
100% of full salary and benefits as an official employee from the 1st day of working
100% salary during probation time
Working in a fast-paced, flexible, and multinational working environment with the opportunity to travel onsite (in 49 countries)
Internal Training (Technical & Functional & English)
Working with outstanding colleagues coming from top universities and top companies in Vietnam and foreign countries

CONTACT

PEGASI – IT Recruitment Consultancy | Email: recruit@pegasi.com.vn | Tel: +84 28 3622 8666
We are PEGASI – IT Recruitment Consultancy in Vietnam. If you are looking for new opportunity for your career path, kindly visit our website www.pegasi.com.vn for your reference. Thank you!

Job Summary

Company Type:

Information Technology & Services

Technical Skills:

C/C++, Python, Firmware

Location:

Others - Viet Nam

Working Policy:

Salary:

Negotiation

Job ID:

J01479

Status:

Close

Related Job:

Senior Staff Engineer

Ho Chi Minh - Viet Nam

Product

  • NestJS
  • Angular
  • Typescript

Revamp and streamline key components throughout the Angular 20 + NestJS codebase. Recognize and integrate architectural enhancements such as modularization, domain distinction, and shared service boundaries. Work closely with the CTO to refine product architecture without disrupting release schedule. Guarantee system efficiency, data integrity, and sustainability through improved design. Analyze crucial code pathways and mentor others in cutting-edge Angular and TypeScript methodologies. Introduce practices that elevate testability, deployment security, and developer productivity. Engage in product design conversations to synchronize engineering endeavors with actual user requirements.

Negotiation

View details

Senior Design Verification Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip Verification

IP/SOC Design Verification: Perform verification of IP and SoC-level designs to ensure functional correctness and performance. Specification Review: Analyze IP/SOC specifications and architectural documentation to extract key features and define verification requirements. Verification Planning: Develop comprehensive verification plans based on design features and project goals. Testbench Development: Build and maintain reusable, scalable testbenches for simulation and validation. Simulation & Debugging: Execute RTL and gate-level simulations, perform failure analysis, and drive coverage analysis and closure. Methodology & Flow: Contribute to the implementation and continuous improvement of design verification methodologies, tools, and workflows.

Negotiation

View details

Senior RTL Design Engineer

Ho Chi Minh - Viet Nam

Semiconductor

  • Chip RTL Design
  • RTL

Designing IP/SOC blocks and integrating them into the full chip Creating architecture and design for clock, power, and reset systems Designing high-speed interface subsystems, such as PCle, UCle, and Ethernet Developing legacy interface IP subsystems, including UART, SPI, I2C, CPU, DMA, APB, and AXI Conducting sanity checks using simulation, LINT, CDC, RDC, and DFT Providing support for physical implementation, including SDC, synthesis, GCA, STA, and formality

Negotiation

View details